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Abstract
Temporal coding is one approach to representing information in spiking neural networks. An example of its
application is the location of sounds by barn owls that requires especially precise temporal coding. Dependent
upon the azimuthal angle, the arrival times of sound signals are shifted between both ears. In order to deter-
mine these interaural time differences, the phase difference of the signals is measured. We implemented this
biologically inspired network on a neuromorphic hardware system and demonstrate spike-timing dependent
plasticity on an analog, highly accelerated hardware substrate. Our neuromorphic implementation enables
the resolution of time differences of less than 50 ns. On-chip Hebbian learning mechanisms select inputs from
a pool of neurons which code for the same sound frequency. Hence, noise caused by different synaptic delays
across these inputs is reduced. Furthermore, learning compensates for variations on neuronal and synaptic
parameters caused by device mismatch intrinsic to the neuromorphic substrate.
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1. INTRODUCTION
Phase-locking has been shown to be one approach towards
precise temporal coding in neural information processing [4]
and is observed in the auditory pathway of barn owls [3]. Barn
owls locate sounds by measuring the difference between the
respective arrival times at both ears, the so-called interaural
time difference (ITD), also known as the Jeffress model [10].
A neuron in the laminar nucleus will fire at a high rate if it de-
tects coincidences between the two periodic signals that code
the same sound frequency at both ears (Figure 1B and C). In
other words, the neuron will fire at a maximum rate if the sig-
nals from both ears arrive coherently. This requires spike times
that are “locked” to a specific phase of the sound signal. The
more precisely spikes are locked, the higher the temporal res-
olution for measuring ITDs is. Previous studies have shown
phase-locking with precision much smaller than the membrane
time constants of the involved neurons [3]. However, synaptic
delays differ across the neurons that code for the same sound
frequency [3]. Coherence in the arrival time of signals can be
restored by learning transmission delays [20] or by selecting
synapses with simultaneous activity [4].
In this study, we present an analog, neuromorphic imple-
mentation of a spiking neural network which selects inputs
out of a broad distribution of transmission delays by means
of an unsupervised, on-chip Hebbian learning rule. The in-
trinsic, high acceleration factor of the neuromorphic substrate
[16] allows for learning of phase-locking with 100 ns precision
in hardware time domain. Finally, the results of this on-chip
synapse selection is applied to detect ITDs of less than 50 ns.
In addition to noise induced by variations in transmission
delays, device mismatch in analog circuitries of neurons and
synapses causes fixed-pattern noise on neural components.
This means, parameters vary between neurons and synapses,
as, for example, in the membrane time constant and synaptic
strength.
Both types of variations can be reduced by off-chip calibra-
tion routines. In this study, they are compensated by on-chip
learning mechanisms. In contrast, an implementation without
plasticity, but the same variations in neural components, can
barely measure any time differences between two 1 MHz sig-
nals in hardware time domain.
One of the first neuromorphic implementations for coinci-
dence detection was a silicon replication of the auditory path-
way [12]. Sound location is implemented by two synapses
which transmit the signal from each ear. However, this device
does not support on-chip learning, and connectivity between
neurons is hard-wired. In this study, each ear is represented by
a population of synapses rather than a single synapse. Inspired
by the biological example [3] we add noise to the synaptic
delays of this population. We demonstrate that spike-timing
dependent plasticity which is implemented in our neuromor-
phic hardware system de-noises the input. The novelty of this
system is to combine a dense integration of highly accelerated
FIGURE 1: (A) Microphotograph of the neuromorphic chip (fabricated
in a 180 nm CMOS process with die size 5× 5 mm2). (B) A barn owl lo-
cates sound by measuring the interaural time difference of a presented
sound signal. (C) Schematic of the auditory pathway of barn owls.
Neurons in the laminar nucleus detect coincidences between signals
that arrive from both ears through fibres serving as delay lines (blue
and green lines). The firing rate of the neuron at which the signals
arrive simultaneously has the highest firing rate (colored darkly). Con-
sequently, each neuron codes for an azimuthal sector. Figure (B) and
(C) are adapted from [11].
neurons with on-chip learning in each synapse [16] that allows
for learning of coincidence detection with resolution higher
than 50 ns. Other approaches with re-configurable connectiv-
ity and on-chip plastic synapses have lower counts of neurons
and synapses [8, 1, 6], mostly optimizied for low power con-
sumption, or operate in biological real-time [21].
2. NETWORK AND HARDWARE DESCRIPTION
The neuromorphic hardware system we used is designed as
a re-configurable, universal neuromorphic substrate on which
neural networks operate 104 times faster than biological real-
time (Figure 1A, [16]). It comprises pair-wise spike-timing
dependent plasticity (STDP) in each of up to 256 synapses per
neuron [19]. This type of Hebbian learning rule is adapted
from measurements in biological tissue [14, 2, 15] and is de-
scribed later in this section.
The network model implemented in silico is inspired by the
auditory pathway of barn owls [3, 4]. In this study, we inves-
tigate sound processing of a single frequency channel, exem-
plarily for any frequency of comparable scale. A neuron in the
nucleus laminaris receives bilateral input from several neurons
in the cochlear nucleus magnocellularis (Figure 2). The net-
work selects those inputs, of which signals arrive coherently
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FIGURE 2: Network implementation on the neuromorphic chip. The
postsynaptic hardware neuron (black circle) receives input from 64
presynaptic spike sources, whose spike times are generated on the
host computer and transferred to the chip. All inputs (black triangles)
show regular spike times of identical frequency f = 1
T
= 2 kHz,
but each input is shifted in time following a Gaussian distribution with
σ = 300 µs (blue). For simplicity we neglected pspike < 1 and jitter
on spike times in this schematic. When the postsynaptic neuron fires,
each synapse (red circles) measures the correlations (∆t) between
its pre- and postsynaptic spikes. During the next evaluation of these
synapses, their weights w are potentiated or depressed according to
an additive rule (∆w = ±1, respectively).
at the postsynaptic neuron, in order to improve the temporal
coding of sound signals which is used for sound localization.
The delay of signal transmission ∆di for each connection
with index i is Gaussian distributed with standard deviation
σ [3]. Note that σ · 2 is larger than the period T of the in-
put signal and, consequently, neighboring volleys of spikes
overlap (black and blue spikes in Figure 2). The postsynap-
tic neuron is mimicked by a hardware neuron that approxi-
mates the conductance-based, leaky integrate-and-fire neuron
model [16, 9]. The presynaptic input is modeled by individual
spike trains fed into the system. Figure 2 shows the allocation
of hardware resources including the synaptic nodes, each of
which comprises STDP.
As the membrane time constant of hardware neurons can
not be configured to values below τ hwm ≈ 200 ns in hard-
ware time domain, we assume an acceleration factor of 500
throughout this study for better comparison with biological
measurements. Thus, all time constants, as well as experi-
ment time, are given in biological time domain, if not stated
otherwise. For example, in the following, we use a neuron
with τ hwm = 200 ns in hardware time domain which translates
to τm = 100 µs in biological time domain, as suggested in [4].
We stimulate the network with a pure tone similar to [4].
For each presynaptic input spikes are drawn with probability
pspike = 0.35 from a template of regular spike times with fre-
quency f = 2 kHz in biological time domain. Additionally,
each spike has a jitter following a Gaussian distribution with
standard deviation 40 µs. The individual transmission delay
FIGURE 3: EPSPs and STDP learning windows of 64 hardware
synapses. (A) Each EPSPs is averaged over 100 runs. The mean
and standard deviation over all synapses are depicted in black and
gray, respectively. The membrane potential Vm is plotted in arbitrary
units. The area under these EPSPs has a ratio of standard deviation to
mean of ≈ 50%. (B) Recording STDP learning windows (gray) is sum-
marized as follows: The inverse number 1/N of spike pairs that need to
be accumulated until a weight update is elicited is plotted against the
time difference ∆t between the pre- and postsynaptic spike (details
are described elsewhere [17]). A value of N = 1 means that one pre-
post pair is already sufficient to mark this synapse to be updated. The
mean over all synapses and errors at half maximum (0.044± 0.009ms
and −0.050± 0.016ms) are depicted in black.
∆di for each input with index i is modeled by being added to
all spike times of this input.
On hardware, the strength of a synaptic connection gi is
the product of a conductance gmaxi adjustable for each input
stream (triangles in Figure 2) and a 4-bit digital weight wi
stored in each synapse:
gi = g
max
i wi (1)
While gmaxi is static throughout an emulation run, wi is sub-
ject to STDP and can assume integer values between 0 and 15.
However, gmaxi varies between synapses. This is caused by
device mismatch due to imperfections in the production pro-
cess [16]. Excitatory postsynaptic potentials (EPSPs) were
recorded by measuring the impact of a single spike on the
resting state of the postsynaptic membrane potential Vm (Fig-
ure 3A). Their time course is configured to be as short as possi-
ble, and their amplitude (gmax) is set to an intermediate value.
This results in a target firing rate of approximately 1 kHz in
the final network implementation.
Synaptic weights wi are modified by on-chip learning
mechanisms at accelerated runtime described as follows: The
temporal correlations between spike pairs are measured and
stored locally in each synapse by analog circuitry. Correla-
tions between pre-post and post-pre spike pairs are accumu-
lated as charge on two capacitors, respectively. In contrast
to the local measurement and accumulation, the evaluation of
these measurements is performed by controllers shared be-
tween synapses. Thereby, the controller compares for each
synapse the amount of charge on its capacitors as follows:
|ac − aa| > ath (2)
3
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ac − aa > 0 (3)
where ac is the charge on the capacitor for pre-post, aa for
post-pre spike pairs, and ath a configurable threshold. If Equa-
tion 2 is true the synaptic weight is updated and the capacitors
are discharged. Otherwise the weight stays unchanged and
correlations are further accumulated without discharge of the
capacitors. If a weight update is elicited, the synaptic weight
will be increased by one if Equation 3 is true, otherwise it is
decreased by one (in both cases with absorbing boundaries at
the minimum and maximum value). In fact, hardware STDP
is not limited to this additive rule, but can be configured to any
rule via look-up tables. In the network presented, processing
one synapse takes 1.5 µs in hardware time domain, which has
been shown to be sufficient for coincidence detection in small
networks [17]. For a detailed description of the implementa-
tion and configuration of hardware STDP see [19] and [17].
Parameters for the learning window of STDP on hardware
must be adjusted to meet two criteria: On the one hand, the
window should be broad in order to resolve a full period T of
the input signal and to ensure a sufficiently high learning rate.
On the other hand, the number N of spike pairs for close-by
∆t should be distinguishable which is the case for overall large
N . In Figure 3B a trade-off between both criteria is shown, be-
cause they can not be fulfilled together on the hardware. Note
that learning windows are subject to device mismatch too, due
to their analog measurement and accumulation circuitry. The
width at half maximum is approximately 0.05 ms in biological
time domain. The time between successive weight updates for
64 inputs is 48 ms.
The experiment protocol is split into two steps. First, the
network is stimulated without any interaural time difference
and on-chip plasticity is activated. The network selects appro-
priate inputs by altering on-chip, synaptic weights. Second,
these learned synaptic weights are adopted for subsequent em-
ulations, during which plasticity is turned off. The ITD is var-
ied and sound is located via the firing rate of the postsynaptic
neuron.
In the first step, the spiking neural network shown in Fig-
ure 2 is emulated for a duration of 10 s, while spike times of the
postsynaptic neuron are recorded. After emulation, the digital
weights of all synapses are read out from the chip.
Network performance is measured by the vector strength ν,
which quantifies the precision of phase-locking at the postsy-
naptic site [5]. Each spike time ti can be considered as a vector
of unit length with a phase angle Θi = 2pifti as well as x and
y components as follows:
(xi, yi) = (sin(Θi), cos(Θi)) (4)
FIGURE 4: Learning process: Development of postsynaptic firing rates
as well as synaptic weights over time. (A) The mean firing rate r and
standard deviation of 100 emulations with 10 s duration in black and
gray, repectively. Transmission delays ∆d and input spike times are re-
drawn for each emulation. (B) Development of digital hardware weights
w over time for each synapse. For technical convenience, each set of
weights at time t is recorded after an emulation with duration t. For
each time step weights are averaged over 20 emulations, all with the
same distribution of ∆d and input spike times. The color code indicates
the difference to the average phase of the postsynaptic neuron.
The vector strength is defined as the length of the mean vector
across the overall number N of postsynaptic spike times:
ν =
1
N
√(∑N
i=1
xi
)2
+
(∑N
i=1
yi
)2
(5)
It can assume values between 0 and 1. It is minimal for ran-
domly distributed spikes over time, and maximal for interspike
intervals that are multiples of T . The angular dispersion of the
mean vector translates to temporal precision [7]:
σPL =
√
2(1− ν)
2pif
(6)
In the second step, the sensitivity of the postsynaptic neu-
ron’s firing rate to time differences between two input signals,
e.g. ITDs, is determined as follows: First, signal transmission
delays and synaptic weights are adopted from the learning re-
sult of an emulation described above. Second, afferent con-
nections are randomly divided into two groups of equal size.
Third, time differences are modeled by adding an additional
transmission delay to one of these groups. Finally, this net-
work is emulated with static synaptic weights, and the firing
rate of the neuron is recorded.
3. HARDWARE EMULATION RESULTS
Network emulations on hardware show precise, phase-locked
spiking of the postsynaptic neuron. At the beginning of an em-
ulation, all synapses have the same weight, and the firing rate
of the postsynaptic neuron is low. The firing rate increases
with increasing weights of those inputs that drive the neuron
most (compare Figure 4A to green traces in B). Once strong
synapses have evolved, phase-locking improves (ν increases,
not shown) and synapses firing out of phase are weakend (red
4
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FIGURE 5: Selection of synapses and weights after on-chip learning.
(A) Top: The distribution of signal transmission delays ∆d before learn-
ing that is accumulated over the emulations shown in Figure 4A. The
distribution is normalized such that its mean is 0. Bottom: The same
distribution after learning, but only synapses withw > wstart are shown.
The phase obtained by summing up the phase vectors (Equation 4) of
all spikes is subtracted from the transmission delays after each emula-
tion. In other words, transmission delays are normalized such that the
postsynaptic neuron fires preferably at ∆d = 0. (B) The distribution of
digital hardware weights w after learning for the same emulations as in
(A). Before learning all weights were set to wstart = 7 (arrow).
traces in Figure 4B). After approximately 3 s, the strong and
weak synapses are in balance, and the postsynaptic firing rate
saturates. The variance of firing rates between emulations
(Figure 4A) is mostly caused by re-drawing the transmission
delays for each emulation. Variations on synapses bias the
learning process. For example, few strong synapses with im-
probable (|∆d|  0 in upper plot of Figure 5A), but simi-
lar ∆d may outperform many weak synapses with probable
(∆d ≈ 0), but similar ∆d. Nevertheless, learning compen-
sates for these variations.
Synapses will be termed selected if their weight after emula-
tion exceeds their initial weight. Synapses with similar trans-
mission delays or delays which differ by multiples of T are
active simultaneously, and preferably drive the postsynaptic
neuron. If a postsynaptic spike is elicited by these inputs, they
are selected by the on-chip learning mechanism (compare Fig-
ure 5A to Figure 4B). This periodical selection scheme with
period T is due to the overlap of consecutive spike volleys
(Figure 2). However, not all synapses saturate to the minimum
or maximum weight (Figure 5B). Some synaptic weights stay
at their initial value. This can be explained by the technical
implementation of STDP on hardware. If both correlations,
pre-post and post-pre, accumulate at the same rate, no weight
update will be triggered because the update controller eval-
uates the difference between both accumulations (see Equa-
tion 2 and [19]).
As an application, we show the detection of ITDs. To this
end, we split the resulting synapses of a single run of Fig-
ure 5 into two groups, one for the input from each ear. Both,
selected and unselected synapses are adopted. The perfor-
mance of phase-locking with ∆ITD = 0 is shown in Figure 6A.
Postsynaptic spikes occur preferably at the same phase with a
vector strength of ν = 0.89 which translates to a precision
FIGURE 6: Phase-locking and the detection of interaural time differ-
ences. (A) Cyclic peristimulus time histograms (PSTHs) of postsynap-
tic spike times for one arbitrary emulation of those analyzed in Figure 5
(T = 0.5 ms). The vector strength is ν = 0.89 (≈ 40 µs precision), and
the average vector strength over all 100 emulations is ν¯ = 0.81± 0.10
(≈ 50 µs precision). (B) PSTH for emulations of the same network and
input as in (A), but STDP deactivated and wstart adjusted to obtain sim-
ilar postsynaptic firing rates (ν = 0.38 and ν¯ = 0.43± 0.19). (C) Firing
rate r (bold red) and vector strength ν (bold black) averaged over 10
emulations for one half of synapses receiving input delayed by ∆ITD
compared to the other. Single emulations are shown in light shades,
each with another random division of the synapses, but the same spike
times. For one arbitrary random division the mean over 5 emulations
is shown in thin black lines. Thereby, the standard deviation is the trial-
to-trial variability. The network has the same transmission delays and
synaptic weights as in (A). (D) The same protocol as in (C), but with
static synaptic weights adopted from (B).
of σPL ≈ 40 µs in biological time domain. Shifting the in-
put of one group by ∆ITD deteriorates the precision of phase-
locking and consequently reduces the postsynaptic firing rate
(Figure 6C). At ∆ITD = T2 the postsynaptic neuron receives
alternating input from both groups, and the vector strength is
on the same level as the control (compare Figure 6C to D). For
the control we applied the same protocol as before (see Fig-
ure 6A and C), but with a uniform weight distribution instead
of previously learned synaptic weights. Time differences of
less than 25 µs can be resolved by the firing rate of the postsy-
naptic neuron (compare error bars of neighboring data points
of thin red line in Figure 6C). In contrast, the firing rate of the
control barely has a dependency on ∆ITD (thin red line in Fig-
ure 6D). This makes it difficult, if not impossible, to determine
any time differences of 2 kHz signals.
4. CONCLUSIONS
We have presented an analog, neuromorphic network imple-
mentation that de-noises phase information and thereby learns
to resolve time differences between two periodic stimuli of
less than 50 ns in hardware time domain. De-noising is real-
ized by unsupervised, on-chip spike-timing dependent plastic-
ity that improves coincidence detection and locks spike times
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FIGURE 7: Results of a similar network as described in this study, but
simulated in software (adopted from [4]). The firing rate r and vector
strength ν of the network is shown in dependence on the interaural
time difference ∆ITD. The signal frequency is 5 kHz.
to a specific phase of the input signal. This results in precise
phase information at the neuron site which enables the resolu-
tion of short phase differences, as for example those of sound
signals from both ears. The network performance is compa-
rable to similar network models simulated in software (com-
pare Figure 6C to Figure 7). However, the absolute values for
firing rate and vector strength differ due to different neuron,
synapse, and STDP models, variations of model parameters
on hardware, as well as a higher signal frequency in the refer-
ence publication [4].
Additionally, learning does not only de-noise the input, but
also compensates for variations between neural components
(Figure 3). These variations are caused by device mismatch
and are inherent in all neuromorphic systems with analog cir-
cuitry. Intrinsically weak synapses with simultaneous impact
on the membrane potential can outperform intrinsically strong
synapses. This allows the measurement of short time differ-
ences, although the input is noisy and the neuromorphic sub-
strate has variations in its neural components. Performance
may even be improved by a preceding off-chip calibration of
synaptic strengths. Furthermore, population coding reduces
noise within signal transmissions by averaging across many
unreliable components.
Although variations of neuronal components are measured
in biology [13], it is still unclear how robust a neural net-
work has to be in order to perform computation on these com-
ponents. Large-scale neuromorphic systems, as described in
[18], may particularly benefit from such self-adjusting, and
hence robust, network implementations. In further studies, the
neuromorphic network could be embedded into robotic sys-
tems for processing sensory data of, for example, ultrasonic
sound. This would exploit the high acceleration factor of the
neuromorphic system and its robust capability for handling
noise and variations of neural components.
REFERENCES
[1] Badoni, D., Giulioni, M., Dante, V., & Del Giudice, P. (2006). An
aVLSI recurrent network of spiking neurons with reconfigurable and plas-
tic synapses. In Proceedings of the 2006 International Symposium on Cir-
cuits and Systems (ISCAS), Island of Kos, pp. 4. IEEE Press.
[2] Bi, G., & Poo, M. (1998). Synaptic modifications in cultured hippocam-
pal neurons: Dependence on spike timing, synaptic strength, and postsy-
naptic cell type. J. Neurosci. 18, 10464–10472.
[3] Carr, C., & Konishi, M. (1990). A circuit for detection of interaural time
differences in the brain stem of the barn owl. J. Neurosci. 10, 3227–3246.
[4] Gerstner, W., Kempter, R., van Hemmen, J. L., & Wagner, H. (1996). A
neuronal learning rule for sub-millisecond temporal coding. Nature 383,
76–78.
[5] Goldberg, J. M., & Brown, P. B. (1969). Response of binaural neurons of
dog superior olivary complex to dichotic tonal stimuli: some physiological
mechanisms of sound localization. J. Neurophysiol. 32(4), 613–36.
[6] Hafliger, P. (2007). Adaptive WTA with an analog VLSI neuromorphic
learning chip. IEEE Trans. Neural Netw. 18(2), 551–572.
[7] Hill, K., Stange, G., & Mo, J. (1989). Temporal synchronization in the
primary auditory response in the pigeon. Hear. Res. 39(1–2), 63–73.
[8] Indiveri, G., Chicca, E., & Douglas, R. (2006). A VLSI array of low-
power spiking neurons and bistable synapses with spike-timing dependent
plasticity. IEEE Trans. Neural Netw. 17(1), 211–221.
[9] Indiveri, G., Linares-Barranco, B., Hamilton, T. J., van Schaik, A.,
Etienne-Cummings, R., Delbruck, T., Liu, S.-C., Dudek, P., Häfliger,
P., Renaud, S., Schemmel, J., Cauwenberghs, G., Arthur, J., Hynna, K.,
Folowosele, F., Saighi, S., Serrano-Gotarredona, T., Wijekoon, J., Wang,
Y., & Boahen, K. (2011). Neuromorphic silicon neuron circuits. Front.
Neurosci. 5(73).
[10] Jeffress, L. A. (1948). A place theory of sound localization. Journal of
Comparative and Physiological Psychology 41(1), 35–39.
[11] Konishi, M. (1993). Listening with two ears. Sci. Am. 268(4), 66–73.
[12] Lazzaro, J., & Mead, C. A. (1989). A silicon model of auditory local-
ization. Neural Comput. 1(1), 47–57.
[13] Marder, E., & Goaillard, J.-M. (2006). Variability, compensation and
homeostasis in neuron and network function. Nat. Rev. Neurosci. 7(7),
563–574.
[14] Markram, H., Lübke, J., Frotscher, M., & Sakmann, B. (1997). Regu-
lation of synaptic efficacy by coincidence of postsynaptic APs and EPSPs.
Science 275, 213–215.
[15] Morrison, A., Diesmann, M., & Gerstner, W. (2008). Phenomenological
models of synaptic plasticity based on spike-timing. Biol. Cybern. 98,
459–478.
[16] Pfeil, T., Grübl, A., Jeltsch, S., Müller, E., Müller, P., Petrovici, M. A.,
Schmuker, M., Brüderle, D., Schemmel, J., & Meier, K. (2013). Six
networks on a universal neuromorphic computing substrate. Front. Neu-
rosci. 7(11).
[17] Pfeil, T., Potjans, T. C., Schrader, S., Potjans, W., Schemmel, J., Dies-
mann, M., & Meier, K. (2012). Is a 4-bit synaptic weight resolution
enough? - constraints on enabling spike-timing dependent plasticity in
neuromorphic hardware. Front. Neurosci. 6(90).
[18] Schemmel, J., Brüderle, D., Grübl, A., Hock, M., Meier, K., & Millner,
S. (2010). A wafer-scale neuromorphic hardware system for large-scale
neural modeling. In Proceedings of the 2010 International Symposium on
Circuits and Systems (ISCAS), Paris, pp. 1947–1950. IEEE Press.
[19] Schemmel, J., Grübl, A., Meier, K., & Müller, E. (2006). Implementing
synaptic plasticity in a VLSI spiking neural network model. In Proceedings
of the 2006 International Joint Conference on Neural Networks (IJCNN),
Vancouver, pp. 1–6. IEEE Press.
6
Pfeil et al. Neuromorphic Learning
[20] Senn, W., Schneider, M., & Ruf, B. (2002). Activity-dependent develop-
ment of axonal and dendritic delays, or, why synaptic transmission should
be unreliable. Neural Comput. 14(3), 583–619.
[21] Seo, J., Brezzo, B., Liu, Y., Parker, B., Esser, S., Montoye, R., Rajen-
dran, B., Tierno, J., Chang, L., Modha, D., & Friedman, D. (2011). A
45nm CMOS neuromorphic chip with a scalable architecture for learning
in networks of spiking neurons. In Custom Integrated Circuits Conference
(CICC), 2011 IEEE, pp. 1–4.
7
